Abstract: This paper proposes a low-jitter clock generation system for a 12-bit, 2 GHz time-interleaved ADC. The system utilizes a 1 GHz differential sine wave signal as the input and generates four ...
Abstract: This article presents a calibration-free pipelined-successive-approximation-register (SAR) analog-to-digital converter (ADC) based on the proposed cross ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback